

**A VOICE PACKET PROCESSOR AND  
METHOD OF OPERATION THEREOF**

Inventors: Michael W. Hathaway  
3613 Peregrine Falcon  
Austin, Texas 78746

David P. Sonnier  
7103 Foxtree Cove  
Austin, Texas 78750

Leslie Zsohar  
2411 Cloud Peak Lane  
Round Rock, Texas 78681

Assignee: Agere Systems Inc.  
555 Union Boulevard  
Allentown, Pennsylvania 18109

CERTIFICATE OF EXPRESS MAIL

I hereby certify that this correspondence, including the attachments listed, is being deposited with the United States Postal Service, Express Mail - Post Office to Addressee, Receipt No. EL 843410676 US in an envelope addressed to Commissioner of Patents and Trademarks, Washington, D.C. 20231, on the date shown below.

10/31/01  
Date of Mailing

EDITH SHEIK  
Typed or printed name of person mailing

Edith Sheik  
Signature of person mailing

Hitt Gaines & Boisbrun, P.C.  
P.O. Box 832570  
Richardson, Texas 75083  
(972) 480-8800

**A VOICE PACKET PROCESSOR AND  
METHOD OF OPERATION THEREOF**

**CROSS-REFERENCE TO PROVISIONAL APPLICATION**

[0001] This application claims the benefit of U.S. Provisional Application No. 60/245,416 entitled "VOICE PAYLOAD PROCESSOR" to Leslie Zsohar, et al., filed on November 2, 2000, which is commonly assigned with the present invention and incorporated herein by reference as if reproduced herein in its entirety.

**CROSS-REFERENCE TO RELATED APPLICATIONS**

[0002] This application is related to U.S. Patent Application Serial No: 9/798,472, filed March 2, 2001 and titled "A VIRTUAL SEGMENTATION SYSTEM AND METHOD OF OPERATION THEREOF," and U.S. Patent Application Serial No: 09/822,655, filed on March 30, 2001 and titled "A VIRTUAL SEGMENTATION SYSTEM AND METHOD OF OPERATION THEREOF." The above-listed applications are co-pending with the present invention and are incorporated herein by reference as if reproduced herein in their entirety.

**TECHNICAL FIELD OF THE INVENTION**

[0003] The present invention is directed, in general, to network

processors and, more specifically, to a voice packet processor and method of operating the same.

## **BACKGROUND OF THE INVENTION**

**[0004]** Telecommunications is currently undergoing a revolution brought about by the explosive growth of Internet traffic. Behind this growth are the millions of new users, demand for richer content like multimedia and the migration of voice and data traffic onto the Internet and associated backbone networks. Increasingly, voice traffic will be carried on new Internet Protocol (IP) networks and Asynchronous Transfer Mode (ATM) networks.

**[0005]** In fact, the public switched telephone network ("PSTN") is evolving rapidly from a closed system to an open network architecture that will enable telecommunication carriers to differentiate themselves with new service offerings provided by open software platforms. Users are demanding more service flexibility along with reliability equivalent to current PSTNs. Also, telecommunication carriers are reluctant to discard billions of dollars of legacy equipment. However, the telecommunication carriers realize that the PSTNs will need to evolve to handle the demands of today's users.

**[0006]** To take advantage of digital network capabilities, telecommunication carriers are employing carrier class voice

gateway products to transform PSTNs into a more flexible, scalable solution that can accommodate the increasing data traffic. Carrier class voice gateway products are typically positioned between a Class 5 central office switch and the packet or cell-based digital network that carries the traffic. Two main functions of the carrier class voice gateways are to set up the call based on the signaling protocol used and to convert the time division multiplexed (TDM) voice samples into data packets or cells.

**[0007]** Currently, the dominant formats for carrying voice on digital networks employing carrier class voice gateways include Voice of IP (VoIP), Voice over ATM (VoATM) using ATM Adaptation Layer 2 (AAL2) and VoATM using AAL1. Currently available systems can apply the required headers needed for VoIP processing and perform the segmentation and reassembly (SAR) functions needed for VoATM using AAL1. However, implementing SAR functions for VoATM using AAL2 has additional complexities and increased processing requirements due to the protocol and format of AAL2. The ATM networks themselves also impose additional timing constraints due to the speed requirements associated with cell transmission. Current carrier class voice gateways have not been able to overcome the complexities of AAL2 and the timing requirements to implement segmentation and reassembly functions for AAL2.

**[0008]** Accordingly, what is needed in the art is a system to overcome the deficiencies of the prior art.

## SUMMARY OF THE INVENTION

[0009] To address the above-discussed deficiencies of the prior art, the present invention provides a voice packet processor for use with voice applications employing a fast pattern processor and a routing switch processor that receive and transmit protocol data units (PDUs) and a method of operating the same. In one embodiment, the voice packet processor includes a voice packet controller configured to receive the PDUs from the fast pattern processor and queue the PDUs for processing. The voice packet processor further includes a voice packet parser configured to receive the PDUs that are Asynchronous Transfer Mode (ATM) adaptation layer 2 (AAL2) cells containing voice data from the voice packet controller, parse the AAL2 cells into at least one Common Part Sublayer (CPS) packet and transmit the at least one CPS packet to the routing switch processor. Additionally, the voice packet processor includes a voice packet assembler configured to receive the PDUs that are CPS packets from the voice packet controller, assemble the CPS packets into at least one AAL2 Cell and transmit the at least one AAL2 cell to the routing switch processor.

[0010] In another embodiment, the present invention provides a method of operating a voice packet processor for use with voice applications employing a fast pattern processor and a routing

40004540001

switch processor that receive and transmit protocol data units (PDUs) that includes: (1) receiving in a voice packet controller the PDUs from the fast pattern processor and queuing the PDUs for processing, (2) receiving in a voice packet parser the PDUs that are Asynchronous Transfer Mode (ATM) adaptation layer 2 (AAL2) cells containing voice data from the voice packet controller, parsing the AAL2 cells into at least one Common Part Sublayer (CPS) packet and transmitting the at least one CPS packet to the routing switch processor, and (3) receiving in a voice packet assembler the PDUs that are CPS packets from the voice packet controller, assembling the CPS packets into at least one AAL2 Cell and transmitting the at least one AAL2 cell to the routing switch processor.

**[0011]** The present invention also provides, in one embodiment, a carrier class voice gateway that includes a fabric interface controller that interfaces with a fabric network to send and receive asynchronous transfer mode adaptation layer 2 (AAL2) cells and protocol data units (PDUs), and a digital signal processing (DSP) module that digitizes and stores received voice communications in Common Part Sublayer (CPS) packets, and converts the CPS packets to transmit voice communications. The carrier class voice gateway further includes a packet processing system that interfaces with the DSP module and the fabric interface controller to send and receive the CPS packets, the AAL2 cells or

the PDUs.

**[0012]** The packet processing system includes a fast pattern processor (FPP) that receives the CPS packets, the AAL2 cells or the PDUs, and performs pattern recognition and classification on the CPS packets, the AAL2 cells or the PDUs. The packet processing system further includes a voice packet processor having: (1) a voice packet controller that receives the CPS packets, the AAL2 cells or the PDUs from the FPP and queues the CPS packets, the AAL2 cells or the PDUs for processing, (2) a voice packet parser that receives the AAL2 cells containing voice data from the voice packet controller, parses the AAL2 cells into at least one CPS packet and transmits the at least one CPS packet, and (3) a voice packet assembler that receives the CPS packets from the voice packet controller, assembles the CPS packets into at least one AAL2 cell and transmits the at least one AAL2 cell.

**[0013]** Additionally, the packet processing system includes a routing switch processor (RSP) that receives the at least one CPS packet, the at least one AAL2 cell or the PDUs from the voice packet processor, performs routing functions and/or traffic management, transmits the at least one CPS packet to the DSP module, and transmits the at least one AAL2 cell or the PDUs to the fabric interface controller. For purposes of the present invention, the use of "or" means one or the other or a combination thereof.

[0014] The foregoing has outlined preferred and alternative features of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiment as a basis for designing or modifying other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention in its broadest form.



## BRIEF DESCRIPTION OF THE DRAWINGS

[0015] For a more complete understanding of the present invention, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

[0016] FIGURE 1 illustrates a block diagram of a telecommunication network employing an embodiment of a carrier class voice gateway constructed in accordance with the principles of the present invention;

[0017] FIGURE 2 illustrates a CPS packet structure used with voice communications;

[0018] FIGURE 3A illustrates an ATM cell structure for AAL2 type cells used in ATM networks;

[0019] FIGURE 3B illustrates an AAL2 header structure of the AAL2 type cell of FIGURE 3A;

[0020] FIGURE 4 illustrates a block diagram of an embodiment of a packet processing system architecture constructed in accordance with the principles of the present invention;

[0021] FIGURE 5 illustrates a block diagram of an embodiment of a voice packet processor constructed in accordance with the principles of the present invention; and

[0022] FIGURE 6 illustrates a flow diagram of an embodiment of a method of operating a voice packet processor constructed in accordance with the principles of the present invention.

## DETAILED DESCRIPTION

[0023] Referring initially to FIGURE 1, illustrated is a block diagram of a telecommunication network, generally designated 100, employing an embodiment of a carrier class voice gateway 130 constructed in accordance with the principles of the present invention. The telecommunications network 100 is generally designed to receive and transmit voice communications through the network 100.

[0024] As illustrated, the telecommunications network 100 includes telephone devices 110, a central office switch 120, the carrier class voice gateway 130 and a fabric network 170. The central office switch 120 is a conventional central office switch and is coupleable to the telephone devices 110. In another embodiment, the central office switch 120 is a conventional class 5 central office switch. The telephone devices 110 may be conventional plain old telephone stations (POTS) and the central office switch 120 may be connected to any number of the telephone devices 110.

[0025] The carrier class voice gateway 130 is configured to interface with the central office switch 120 employing signaling protocols and send and receive voice communications, such as time division multiplexed (TDM) voice samples. The signaling protocol may be used by the central office switch 120 and the carrier class

voice gateway 130 to set up and tear down calls. In one embodiment the signaling protocol may be Signaling System No. 7 (SS7). For purposes of the present invention, the phrase "configured to" means that the device, the system or the subsystem includes the necessary software, hardware, firmware or a combination thereof to accomplish the stated task.

**[0026]** The carrier class voice gateway 130 is also configured to convert voice communications to and from data packets or cells, and transmit and receive data packets or cells to and from a fabric network 170. The fabric network 170 may be any type of digital network such as an Asynchronous Transfer Mode (ATM) network. The fabric network 170 may also comprise multiple digital networks of the same type or combination of types of digital networks.

**[0027]** In the illustrated embodiment, the carrier class voice gateway 130 includes a digital signal processing (DSP) module 140, a packet processing system 150 and a fabric interface controller 160. The DSP module 140 is configured to digitize and store received voice communications in Common Part Sublayer (CPS) packets. See FIGURE 2 for a description of CPS packets. The fabric interface controller 160 is configured to interface with the fabric network 170 to send and receive ATM adaptation layer 2 (AAL2) cells and protocol data units (PDUs). For purposes of the present invention, the term "protocol data units" are packets or cells that make up a unit of data associated with a specific

protocol. The packet processing system 130 is configured to interface with the DSP module 140 and the fabric interface controller 160 to send and receive CPS packets, AAL2 cells and PDUs. The packet processing system 130 is further configured to perform classification, segmentation and reassembly and routing functions on the CPS packets, AAL2 cells and PDUs. See FIGURE 4 for a more detailed description of an embodiment of the packet processing system 130.

[0028] Turning now to FIGURE 2, illustrated is a CPS packet structure used with voice communications. The CPS packet structure consists of two basic sections: header and payload. The first section is the header and includes a channel identifier, a length indicator, a user-to-user indication and a header error control. Table 2.1 describes the contents of the CPS packet header of FIGURE 2.

Field	Num Bits	Description
CID	8	Channel Identifier - Zero is not allowed (reserved for PAD identification)
LI	6	Length Indicator - set to one less than the number of octets in the CPS packet payload.
UUI	5	User-to-User Indication - 24 and 31 represent management (Type 3) packets.
HEC	5	Header Error Control

Table 2.1 - CPS Packet Header



Field	Num Bits	Description
GFC	4	Generic Flow Control
VPI	8	Virtual Path Identifier
VCI	16	Virtual Channel Identifier
PT	3	Payload Type
CLP	1	Cell Loss Priority
HEC	8	Header Error Check

Table 3.1 - ATM Header

[0032] The ATM header identifies a destination, a cell type, and a priority. The destination is identified by the combination of the Virtual Path Identifier (VPI) and the Virtual Channel Identifier (VCI). The Generic Flow Control (GFC) field allows a multiplexer to control the rate of an ATM terminal. In another embodiment, the entire GFC field or a portion of the GFC field may be used as part of the VPI field in order to increase the number of possible VPI values. The Payload Type (PT) indicates whether the ATM cell contains user data, signaling data, or maintenance information. The Cell Loss Priority (CLP) bit indicates the relative priority of the cell. Lower priority cells are discarded before higher priority cells during congested intervals. Also, the Header Error Check (HEC) detects and corrects errors in the ATM header.

[0033] The second section of the AAL2 cell is the AAL2 header



Field	Num Bits	Description
Offset	6	The number of bytes between the header of the CPS packet header and either the start of a CPS Packet, or the start of the PAD field in the payload.
SN	1	Sequence Number - alternating 0 and 1
P	1	Odd Parity

Table 3.2 - AAL2 Header

[0035] AAL2 type cells that are used for voice traffic typically have CPS packets stored in the 47-byte AAL2 payload field. However, since a CPS packet contains data that can vary from 1-byte to 64-bytes and the AAL2 type cell has a maximum of 47-byte for data, multiple AAL2 type cells may be used to transmit one CPS packet. For example, if one CPS packet contains 64-bytes of digitized voice data, the first AAL2 type cell contains the CPS header of 3-bytes and the first 44-bytes of the CPS payload. The second AAL2 type cell contains the remaining 20-bytes of the CPS payload. The second AAL2 type cell's payload still has 27 bytes of payload available. Instead of transmitting the second AAL2 type cell with its payload partially used, a second CPS packet is used to fill the remaining payload of the second AAL2 type cell. For purposes of the present invention, this second AAL2 type cell is a Multi-packed AAL2 cell. Multi-packed AAL2 cells can contain multiple CPS packets depending upon the size of the CPS payload. Additionally, if an AAL2 type cell's AAL2 payload is not completely



used and the AAL2 type cell is to be transmitted, the remaining portion of the AAL2 payload is padded with zeros to maintain the correct ATM cell size.

**[0036]** Turning now to FIGURE 4, illustrated is a block diagram of an embodiment of a packet processing system architecture, generally designated 400, constructed in accordance with the principles of the present invention. The packet processing system architecture 400, in one embodiment, may be employed in the carrier class voice gateway illustrated in FIGURE 1. The packet processing system architecture 400 provides a unique hardware and software combination that delivers high-speed processing for multiple communication protocols with full programmability. The unique combination provides the programmability of traditional reduced instruction set computing (RISC) processors with the speed that, until now, only application-specific integrated circuit (ASIC) processors could deliver.

**[0037]** In the embodiment shown in FIGURE 4, the packet processing system architecture 400 includes a physical interface 410, a fast pattern processor (FPP) 420, a voice packet processor (VPP) 425, a routing switch processor (RSP) 430, and a system interface processor (SIP) 440. The packet processing system architecture 400 may also include a fabric interface controller 450 which is coupled to the RSP 430 and a fabric network 460. It should be noted that other components not shown may be included

within the packet processing system architecture 400 without departing from the scope of the present invention.

**[0038]** The physical interface 410 provides coupling to an external network or a device. In an exemplary embodiment, the physical interface 410 is a POS-PHY/UTOPIA level 3 interface. The FPP 420, in one embodiment, may be coupled to the physical interface 410 and receives a data stream that includes PDUs, CPS packets, AAL2 cells or a combination thereof from the physical interface 410. The FPP 420 analyzes and classifies the PDUs, CPS packets and AAL2 cells and subsequently concludes processing by outputting packets to the VPP 425.

**[0039]** The FPP 420, in conjunction with a powerful high-level functional programming language (FPL), is capable of implementing complex pattern or signature recognition and operates on the processing blocks containing those signatures. The FPP 420 has the ability to perform pattern analysis on every byte of the payload plus headers of a data stream. The pattern analysis conclusions may then be made available to a system logic or to the VPP 425 and the RSP 430, allowing processing block manipulation and queuing functions. The FPP 420, the VPP 425 and the RSP 430 provide a solution for switching, routing, segmentation and reassembly. The FPP 420 further provides glueless interfaces to the VPP 425, the RSP 430 and the SIP 440 to provide a complete solution for wire-speed processing in next-generation, terabit switches and packet

processing systems.

**[0040]** As illustrated in FIGURE 4, the FPP 420 employs a first communication link 470 to receive the data stream from the physical interface 410. The first communication link 470 may be an industry-standard UTOPIA Level 3/UTOPIA Level 2/POS-PHY Level 3 interface. Additionally, the FPP 420 employs a second communication link 472 to transmit packets and conclusions to the VPP 425. The second communication link 472 may be a POS-PHY Level 3 interface.

**[0041]** The FPP 420 also includes a management path interface (MPI) 475, a function bus interface (FBI) 480 and a configuration bus interface (CBI) 485. The MPI 475 enables the FPP 420 to receive management frames from a local microprocessor. In an exemplary embodiment, this may be handled through the SIP 440. The FBI 480 connects the FPP 420 and the SIP 440, or custom logic in certain situations, for external processing of function calls. The CBI 485 connects the FPP 420 and other devices (e.g., physical interface 410, VPP 425 and RSP 430) to the SIP 440. Other interfaces (not shown), such as memory interfaces, are also well within the scope of the present invention.

**[0042]** The FPP 420 provides an additional benefit in that it is programmable to provide flexibility in optimizing performance for a wide variety of applications and protocols. Because the FPP 420 is a programmable processor rather than a fixed-function ASIC, it

can handle new protocols or applications as they are developed as well as new network functions as required. The FPP 420 may also accommodate a variety of search algorithms. These search algorithms may be applied to large lists beneficially.

**[0043]** The VPP 425 works in concert with the FPP 420 and the RSP 430 to process PDUs, CPS packets and AAL2 cells classified by the FPP 420. The VPP 425, in one embodiment, has the capability to generate and terminate AAL2 cells, covert between CPS packets and AAL2 cells, and perform CPS packet switching. The AAL2 cells and/or the CPS packets are then sent to the RSP 430 for any additional processing that may be required. The VPP 425 may also bypass processing on the PDUs and send the PDUs along with the classification information to the RSP 430. Additionally, the VPP 425 employs a third communication link 474 to transmit packets, cells and conclusions to the RSP 430. The third communication link 474 may be a POS-PHY Level 3 interface.

**[0044]** The RSP 430 is also programmable and works in concert with the FPP 420 and VPP 425 to process the PDUs classified by the FPP 420, and the CPS packets and AAL2 cells processed by the VPP 425. The RSP 430, in one embodiment, uses the classification information received from the FPP 420 and the VPP 425 to determine the starting offset and the length of a PDU's payload, which provides the classification conclusion for the PDU. The classification information may be used to determine the port and

the associated RSP 430 selected for the PDU. The RSP 430 may also receive additional PDU information passed in the form of flags for further processing.

**[0045]** The RSP 430 also provides programmable traffic management including policies such as random early discard (RED), weighted random early discard (WRED), early packet discard (EPD) and partial packet discard (PPD). The RSP 430 may also provide programmable traffic shaping, including programmable per queue quality of service (QoS) and class of service (CoS) parameters. The QoS parameters include constant bit rate (CBR), unspecified bit rate (UBR), and variable bitrate (VBR). Correspondingly, CoS parameters include fixed priority, round robin, weighted round robin (WRR), weighted fair queuing (WFQ) and guaranteed frame rate (GFR).

**[0046]** Alternatively, the RSP 430 may provide programmable packet modifications, including adding or stripping headers and trailers, rewriting or modifying contents, adding tags and updating checksums and CRCs. The RSP 430 may be programmed using a scripting language with semantics similar to the C language. Such script languages are well known in the art. Also connected to the RSP 430 are the fabric interface controller 450 and the fabric network 460. The fabric interface controller 450 provide the physical interface to the fabric network 460, which is typically a communications network.

**[0047]** In another embodiment, the RSP 430 may be connected to

4590001

the physical interface 410 or a device (not shown) in addition to the fabric interface controller 450. In this embodiment, the RSP 430 may employ both the physical interface 410 and/or the fabric interface controller 450 to send and receive PDUs, CPS packets, AAL2 cells or a combination thereof. In a related embodiment, the physical interface 410 and the fabric interface controller 450 may be the same device. In yet another embodiment, the physical interface 410 and the fabric interface controller 450 may be coupled to the same device or network.

**[0048]** The SIP 440 allows centralized initialization and configuration of the FPP 420, the VPP 425, the RSP 430 and the physical interfaces 410, 450. The SIP 440, in one embodiment, may provide policing, manage state information and provide a peripheral component interconnect (PCI) connection to a host computer. The SIP 440 may be a PayloadPlus™ Agere System Interface commercially available from Agere Systems, Inc.

**[0049]** Turning now to FIGURE 5, illustrated is a block diagram of an embodiment of a voice packet processor (VPP), generally designated 500, constructed in accordance with the principles of the present invention. The VPP 500 may be used with a fast pattern processor (FPP) and a routing switch processor (RSP) that receive and transmit PDUs, such as the FPP 420 and RSP 430 of FIGURE 4. In another embodiment, the VPP 500 can be used with any device that can transmit and receive PDUs. For purposes of the present

1000454-1030  
"454" 454

invention, PDUs (protocol data units) encompass CPS packets, AAL2 cells, other ATM cells or any other packets or cells that make up units of data associated with a specific protocol.

**[0050]** In the illustrated embodiment, the VPP 500 includes a voice packet controller 510 that is configured to receive the PDUs from the FPP and queue the PDUs for processing. The FPP may perform initial processing on the PDUs and send at least a portion of the PDUs to the voice packet controller 510. For example, the FPP may remove the ATM header of an AAL2 cell and send the AAL2 header and AAL2 payload to the voice packet controller 510. The FPP may also send a destination identification (ID) to the VPP 500 for tracking and routing of the PDUs through the VPP 500 to the RSP. The destination ID may be associated with a virtual connection of a PDU. In another embodiment, the voice packet controller 510 may receive PDUs from any device that can transmit PDUs to the VPP 500 that are AAL2 cells and/or CPS packets.

**[0051]** The voice packet controller 510 is also configured to bypass processing of the PDUs and send the PDUs to a bypass queue 560 if the PDUs are not AAL2 type cells or CPS packets. In another embodiment, the voice packet controller 510 is configured to bypass processing of the PDUs and send the PDUs to the bypass queue 560 if the PDUs do not contain voice data. The bypass queue 560 is a burst-matching storage queue used to hold PDUs to be transmitted to the RSP. In a related embodiment, the VPP 500 may employ a bypass

destination ID to track and route PDUs to and within the bypass queue 560.

**[0052]** The FPP may also send a bypass indicator with each PDU sent to the voice packet controller 510. The bypass indicator indicates whether the voice packet controller 510 is to process the PDU or to bypass processing of the PDU and send the PDU to the bypass queue 560 for transmission to the RSP. The voice packet controller 510, in another embodiment, may determine a processing type for each of the PDUs and employ the processing type to queue the PDUs for processing or for bypassing processing to retransmit the PDUs unaltered to the RSP. In another embodiment, the PDUs may be transmitted unaltered to any device that is capable of receiving the PDUs.

**[0053]** In the illustrated embodiment, the VPP 500 also includes a reassembly buffer 520 that is configured receive PDUs from the voice packet controller 510 for processing. The reassembly buffer 520 is further configured to hold the PDUs for transmission, hold the PDUs for subsequent associated PDUs, and provide a reordering mechanism to ensure the PDUs are processed in order. For example, the reassembly buffer 520 may receive one AAL2 cell containing part of an encapsulated CPS packet and hold that AAL2 cell until an associated AAL2 cell or cells containing the remaining portion of the encapsulated CPS packet arrive before sending the cells on for processing. The reassembly buffer 520 may maintain an order based



upon associated cells, based on cell type, based upon information contained within the payloads of the cells or packets, or channel number. Of course, however, the present invention is not limited to maintaining order as described above. Other types of methods are well within the broad scope of the present invention.

**[0054]** The VPP 500 also includes a voice packet parser 530 and a voice packet assembler 540. The voice packet parser 530 is configured to receive the PDUs that are AAL2 cells containing voice data from the voice packet controller 510. In the illustrated embodiment, the voice packet parser 530 may receive the PDUs that are AAL2 cells containing voice data from the reassembly buffer 520. The voice packet parser 530 is further configured to parse the AAL2 cells into at least one CPS packet and transmit the at least one CPS packet to the RSP. In a related embodiment, the voice packet parser 530 may receive at least a portion of the PDUs that are AAL2 cells to parse. In another embodiment, the voice packet parser 540 may transmit the at least one CPS packet to a device that is capable of receiving CPS packets. See FIGURES 2, 3A and 3B for a more detailed discussion of the structure of AAL2 cells and CPS packets.

**[0055]** Parsing AAL2 cells into at least one CPS packet includes extracting the information from one or more AAL2 cells to create a CPS packet. The voice packet parser 530, in one embodiment, also parses multi-packed AAL2 cells. As described previously, multi-

packed AAL2 cells are AAL2 cells that contain multiple CPS packets or portions of multiple CPS packets encapsulated within one AAL2 cell. Once the voice packet parser 530 has parsed a complete CPS packet, the voice packet parser 530 may also perform error checking on that CPS packet. Also, the VPP 500 may employ a parser destination ID to track and route PDUs within the voice packet parser 530.

**[0056]** The voice packet assembler 540 is configured to receive the PDUs that are CPS packets from the voice packet controller 510. In the illustrated embodiment, the voice packet assembler 540 may receive the PDUs that are CPS packets from the reassembly buffer 520. The voice packet assembler 540 is further configured to assemble the CPS packets into at least one AAL2 cell and transmit the at least one AAL2 cell to the RSP. In a related embodiment, the voice packet assembler 540 may receive at least a portion of the CPS packet to assemble. In another embodiment, the voice packet assembler 540 may transmit the at least one AAL2 cell to a device that is capable of receiving AAL2 cells. See FIGURES 2, 3A and 3B for a more detailed discussion of the structure of CPS packets and AAL2 cells.

**[0057]** Assembling a CPS packet into at least one AAL2 cell includes creating the AAL2 header and AAL2 payload for an AAL2 cell using the CPS packet. If the CPS packet size exceeds the payload capability of an AAL2 cell, another AAL2 header and AAL2 payload

for another AAL2 cell are created. Additional AAL2 cells are created until the entire CPS packet has been stored in AAL2 cells. The assembling process may also include creating an ATM header for each of the AAL2 cells. The voice packet assembler 540, in another embodiment, is further configured to assemble multi-packed AAL2 cells. Also, the VPP 500 may employ an assembler destination ID to track and route PDUs within the voice packet assembler 540.

**[0058]** The voice packet assembler 540 is further configured to employ a virtual connection timer to transmit the assembled AAL2 cells. When the voice packet assembler 540 fills a portion of an AAL2 cell's payload with one CPS packet and the voice packet assembler 540 has not received another CPS packet within a set time for the virtual connection associated with that CPS packet, the voice packet assembler 540 transmits that AAL2 cell. In a related embodiment, the voice packet assembler 540 pads the remaining payload of the AAL2 cell with zeros before transmitting the AAL2 cell.

**[0059]** The VPP 500 may advantageously employ the voice packet parser 530 to perform CPS packet switching. CPS packet switching involves the voice packet parser 530 first parsing one or more AAL2 cells into at least one CPS packet. The voice packet parser 530 then reroutes the at least one CPS packet from being transmitted to the RSP to the voice packet assembler 540. The voice packet parser 530, in one embodiment, may modify the channel identifier of the at



destination ID, an assembler destination ID, a bypass destination ID, a combination thereof or a mathematical combination. The RSP may employ the destination ID to determine the correct processing and/or routing to be performed.

**[0061]** Turning now to FIGURE 6, illustrated is a flow diagram of an embodiment of a method, generally designated 600, of operating a voice packet processor constructed in accordance with the principles of the present invention. In FIGURE 6, the method 600 first performs initialization in a step 602.

**[0062]** After initialization, the method 600 receives a PDU in a voice packet controller from a fast pattern processor (FPP), such as the FPP of FIGURE 4, and queues the PDU for processing in a step 640. The method 600 then determines if it is to bypass processing in a decisional step 606. In one embodiment, the FPP sends a bypass indicator that is employed by the voice packet controller to indicate that the PDU is to bypass processing. In another embodiment, bypassing the processing is performed if the PDU is not an AAL2 type cell or a CPS packet. In yet another embodiment, bypassing the processing is performed if the PDU does not contain voice data. Next, the method 600 transmits the bypassed PDU to a routing switch processor (RSP), such as the RSP of FIGURE 4, in a step 610. The method 600 then returns to receive another PDU in the step 604.

**[0063]** If the PDU is not to be bypassed as determined in the



parser reroutes the at least one CPS packet to have the at least one CPS packet assembled into at least one AAL2 cell in a step 680.

[0065] If the PDU is not an AAL2 cell as determined in the decisional step 620 or the voice packet parser was performing CPS packet switching, a voice packet assembler receives the PDUs that are CPS packets and assembles the CPS packets into at least one AAL2 cell in the step 680. Next, the method 600 determines if the voice packet assembler is to create a multi-packed AAL2 cell in a decisional step 690. As previously discussed, a multi-packed AAL2 cell is an AAL2 cell with a payload that is partially filled and another CPS packet may be used to fill the remaining portion of the AAL2 cell's payload. If the at least one AAL2 cell is to be a multi-packed cell, the method 600 then returns to receive another CPS packet in the step 604. If the at least one AAL2 cell is not to be a multi-packed AAL2 cell, the voice packet assembler then transmits the at least one AAL2 cell to the RSP in a step 692. Next, the method 600 returns to receive another PDU to process in the step 604.

[0066] One skilled in the art should know that the present invention is not limited to processing PDU one type at a time. The present invention may perform parallel processing of AAL2 cells, CPS packets and bypassing. Also, other embodiments of the present invention may have additional or fewer steps than described above.

[0067] Although the present invention has been described in

detail, those skilled in the art should understand that they can make various changes, substitutions and alterations herein without departing from the spirit and scope of the invention in its broadest form.